A New Family of ZVS-PWM Active-Clamping DC-to-DC Boost Converters: Analysis, Design, and Experimentation

Cláudio Manoel da Cunha Duarte, Student Member, IEEE, and Ivo Barbi, Senior Member, IEEE

Abstract—The purpose of this paper is to introduce a new family of zero-voltage switching (ZVS) pulse-width modulation (PWM) active-clamping dc-to-dc boost converters. This technique presents ZVS commutation without additional voltage stress and a significant increase in the circulating reactive energy throughout the converters. So, the efficiency and the power density become advantages when compared to the hard-switching boost converter. Thus, these converters may become very attractive in power factor correction applications. In this paper the complete family of boost converters is shown, and one particular circuit, taken as an example, is analyzed, simulated, and experimented. Experimental results are presented, taken from a laboratory prototype rated at 1600 W, input voltage of 300 V, output voltage of 400 V, and operating at 100 kHz. The measured efficiency at full load was 98%, and the converter kept an efficiency up to 95% from 17% to 100% of full load, without additional voltage and current stresses.

Index Terms—Active clamping, dc-to-dc converters, soft commutation.

I. INTRODUCTION

The boost converter, as a preregulator, in ac-to-dc high power factor and low total harmonic distortion (THD) power supplies, has shown to be the best choice for single-phase rectification. Thus, this converter has played an important role in the power electronics area, and it has been the subject of incessant studies in the search of better efficiency and lower weight and volume.

Through the synthesis technique of clamped mode dc-to-dc converters topologies, presented in [1], it was possible to generate six different circuits of boost converters. These circuits are presented and studied hereafter. Fig. 1 shows the six boost converters. In all of them the power transferred to the load is by a boost stage, while the clamping action is by a buck stage, shown in Fig. 1(a), a boost stage in Fig. 1(b), a buck–boost stage in Fig. 1(c), a buck stage in Fig. 1(d), a SEPIC stage in Fig. 1(e), and a zeta stage in Fig. 1(f). So, these converters will be called by boost–buck, boost–boost, boost–buck–boost, boost–cuk, boost–sepic, and boost–zeta.

These converters differ from a conventional boost pulse-width modulation (PWM) converter by an additional auxiliary switch (S2), one or two resonant inductor (Lr1, Lr2), a resonant capacitor (Cr), which includes the output capacitance of the power switches, and one or two clamping capacitor (Ccl1, Ccl2) where S1 is the main switch.

II. OPERATION AND ANALYSIS OF THE CLAMPED MODE ZVS-PWM BOOST CONVERTER WITH THE CLAMPING ACTION BUCK–BOOST

A. Principle of Operation

To simplify the analysis, the input filter inductance is assumed large enough to be considered as a current source (I0). The capacitor (Cr) is selected to have a large capacitance so that the voltage Vc across the capacitor Cc could be considered as a constant one. The six topological stages and key waveforms of the boost–buck–boost converter to one switching cycle are shown in Figs. 2 and 3. In those figures it can be seen that the two switches are switched in a complementary way. The main switch (S1) is turned off at t = t0 when the switching period starts.

Prior to t0, the main switch (S1) is on and the auxiliary switch is off. When S1 is turned off at t = t0, the capacitor Cr is linearly charged, by I0, to V0. Due to the presence of Cr, S1 is turned off with no switching loss. Then Vc rises from V0 up to Vc. After that, the voltages are clamped. As Vc(t) = Vc + V0, the voltage across S2 is zero, thus S2 turns on with no losses zero-voltage switching (ZVS). The Lr current ramps down until it reaches zero, when it changes its direction and rises again. This stage ends when S2 is turned off at t = t3. The voltage across Cr falls, due to the resonance between Lr and Cr, until it reaches zero at t = t4. In stage 5, S1 is turned on with no switching losses (ZVS), because Vc became null. The current through Lr changes its polarity and ramps up to reaches I0. At t = t5, the diode D0 becomes reversibly biased and power is not transferred to the load. This stage ends when S1 is turned off at the end of the switching cycle.

B. DC Voltage Conversion Ratio and DC Voltage Clamping Ratio

As the time intervals Δt1, Δt2, and Δt4 are very short in relation to the switching cycle, they will not be considered in this analysis. Thus, let us consider the waveform shown in Fig. 4.
The power that flows in the clamping capacitor must be zero in a switching cycle for the operation to be steady. The voltage across $C_c$ is constant, so its average current must be zero. Thus

$$\int_0^{(1-D)T_s} \left[ \frac{-V_c}{L_r} t + I_s \right] \, dt = 0$$

(1)

then

$$\beta = \frac{V_c}{V_0} = \frac{2L_m}{(1-D)}$$

(2)

$$\frac{V_{SPk}}{V_0} = \beta + 1 = 1 + \frac{2L_m}{(1-D)}$$

(3)

$$q = \frac{V_0}{V_s} = \frac{1}{1 - [D - 2L_m]}$$

(4)

where

$$L_m = L_r \frac{I_s}{V_0 I_s} = L_r \frac{I_0}{V_s I_s}$$

(5)

and $V_{SPk}$ is the maximum voltage across $S_1$ and $S_2$. 

---

**Fig. 1.** ZVS-PWM active clamping boost converters: (a) Boost–buck. (b) Boost–boost. (c) Boost–buck–boost. (d) Boost–cuk. (e) Boost–sepic. (f) Boost–zeta. 

**Fig. 2.** Topological stages assumed by boost–buck–boost converter. 

**Fig. 3.** Relevant ideal waveforms.
The dc voltage clamping ratio given by (3) is graphically represented in Fig. 5(a), and the dc voltage conversion ratio (q) is shown in Fig. 5(b) for different duty cycles (D).

C. Commutation Analysis

Due to the capacitance and are turned off with no losses, in a ZVS way. However, and will turn on with no losses, only if there is enough energy stored in to achieve soft commutation. At , it is necessary to charge from to . At , it is necessary to discharge from to zero. The latter is more difficult because it needs more energy. Thus, if enough energy is guaranteed to achieve soft commutation for , then will achieve soft commutation too. Thus, from energy relationships in and , at we have

\[ L_n \geq \frac{(1 - D)}{(1 - D) f - 2} \]  

(6)

where

\[ f = \frac{f_0}{f_s} \]  

(7)

As that result was achieved on a model with imposed current, then, at , the current through is equal to the average input current. But, in the real prototype, there is an input inductor that has maximum current greater than average current, so there is more energy stored to commutation. Thus, (6) must have a correction factor, which is represented in (8)

\[ L_{n\text{main}} = \frac{1}{\pi f(2 + r) - \frac{2}{(1 - D)}} \]  

(8)

where \( r \) is the percentage input current ripple

\[ r = \Delta I_s \]  

(9)

and, if the efficiency were considered, the expression becomes

\[ L_{n\text{main}} = \frac{\eta}{\pi f(2 + r) - \frac{2}{(1 - D)}} \]  

(10)

From the analysis before, it is clear that soft commutation, when turns on, will be achieved depending on and . And, as depends on the processed power, then that commutation will occur with no losses, only in a range of load that will be established through (8). But although that commutation is not completely without losses, the converter will still operate with high efficiency in light load situations, because there will always be enough energy stored in to help the commutation process, and the lost energy never will be so high, as in a completely hard commutation.

As the critical commutation is when turns on, it is important to determine the time interval between the turning on of and turning off of . This time interval is necessary for the existence of soft commutation. Then

\[ t_d = \frac{(V_0 + V_c)}{2I_s} \left( \frac{C_r}{I_s} \right) L_r \]  

(11)

D. Voltage and Current Stresses on Switches

The voltage and current stresses on switches are presented in Table I. All current and voltages are normalized in relation to and .

III. RELEVANT ANALYSIS RESULTING FROM THE ENTIRE FAMILIES OF CONVERTERS

All the converters were analyzed and it was possible to arrive at some conclusions by comparing their performances. Shown below, in Figs. 6 and 7, are the dc voltage clamping ratios across the switches and the dc voltage conversion ratio, for boost–buck and boost–zeta converters, while the other converters, are shown in Fig. 5.
TABLE I  
CURRENT AND VOLTAGE STRESSES ON SWITCHES 
FOR BOOST–BUCK–BOOST CONVERTER

<table>
<thead>
<tr>
<th>Switch $S_1$</th>
<th>Switch $S_2$</th>
<th>Diode $D_b$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{\text{max}}$</td>
<td>$1 + \frac{2L_n}{(1-D)}$</td>
<td>$1 + \frac{2L_n}{(1-D)}$</td>
</tr>
<tr>
<td>$I_{pk}$</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>$I_{\text{rms}}$</td>
<td>$\sqrt{\frac{1}{3}I_n}$</td>
<td>$\sqrt{\frac{1}{3}(1-D+D_a)}$</td>
</tr>
<tr>
<td>$I_{\text{avg}}$</td>
<td>$D - 2L_n$</td>
<td>0</td>
</tr>
</tbody>
</table>

Although the boost–boost, boost–buck–boost, boost–cuk, and boost–sepic converters present the same external characteristics and the same voltage clamping on switches, conceptually they are different, and present different voltages across the clamping capacitor.

Through the analysis it was proved that the boost–buck converter presented lower voltage stress on switches, but higher current stress, and its clamping capacitor is under all load current, which is a disadvantage. The boost–zeta converter presented the worst performance, because has higher current and voltage stresses on switches, and less efficiency than the others. From that analysis, one can conclude that the buck–boost clamping action, is the best for boost converters applications.

IV. DESIGN EXAMPLE

In this Section, a design example for the boost–buck–boost converter will be presented. The specifications are as follows:

- $V_{\text{in}} = 300$ V (input voltage)
- $V_0 = 400$ V (output voltage)
- $P_{\text{out}} = 1000$ W and $f_s = 100$ kHz.

The efficiency must be kept high from light load conditions to full load. Therefore, the load range with soft commutation in the main switch ($S_1$) will be established from 55% to 100% of full load. From the specifications it is possible to achieve the dc voltage-conversion-ratio, given by

$$q = \frac{V_0}{V_{\text{in}}} = \frac{400}{300} = 1.333.$$

Throughout the dc voltage-conversion-ratio and the output characteristics, shown in Fig. 5(b), are obtained the nominal duty cycle, the normalized resonant inductance and the resonant inductance. The determination of those parameters results in the establishment of the operation point, and in the range of load with soft commutation in $S_1$. Although it is important to consider that the greater the value of $L_r$, the greater will be the range of load with soft commutation in $S_1$ which results in greater clamping voltage.
As a closed solution in this case would be difficult to achieve, it is necessary to do some interactions to obtain the desired operation point, and the range of load with soft commutation in $S_1$. So, it is necessary to determine the values of $D, L_n, L_r$, and $C_r$, and then, to verify if the load of range with soft commutation in $S_1$, is that desired. If it is less than that desired, the value of $L_r$ must be increased. Then, with $q = 1.333$, and choosing $D = 0.302$, through Fig. 5(b), it has $L_n = 0.0519$, and from Fig. 5(a), results

$$\frac{V_{spk}}{V_0} = 1.1487 \quad \beta = 0.1487.$$  

Thus, we have

$$L_r = \frac{L_n V_0}{f_s I_s} = 37 \mu H.$$
The resonant frequency, of the circuit $L_r$ and $C_r$, must be much higher than the switching frequency so the commutations become a small part of the switching period. Then, $f = 5.28$ has been chosen. So

$$2\pi f_0 = \frac{1}{\sqrt{L_r C_r}} \Rightarrow C_r = 2.46 \text{ nF}.$$  

As the input current ripple is taken by $24\%$ of the average input current, and the efficiency is considered as $95\%$, this results in

$$L_{r\text{min}} = \frac{0.95}{\pi \cdot 5.28 \cdot (2 + 0.24) - \frac{2}{(1 - 0.302)}} = 0.0027645.$$  

Then, as $L_{r\text{min}} = 0.52\%L_r$, a range of load with soft
commutation in $S_1$ from 53.27% to 100% of full load is obtained, which satisfy the specified value (from 55% to 100%). The time interval between the turning on of $S_1$ and the turning off of $S_2$ is

$$t_d = \left[ \frac{0.45948}{2 \cdot 561} \cdot 2.46 + \frac{5.61 \cdot 37 \cdot 10^{-6}}{2 \cdot 400} \right] 10^{-6} \approx 360 \text{ ns}.$$  

V. EXPERIMENTAL RESULTS

Following the same design outlined in the preceding section, a boost ZVS-PWM converter with buck–boost clamping action (boost–buck–boost) was implemented, with the following specifications:

1) output power $P = 1600$ W;
2) input voltage $V_s = 300$ V;
3) output voltage $V_0 = 400$ V;
4) switching frequency $f_s = 100$ kHz.

The complete circuit diagram of the converter is shown in Fig. 8. The power stage consists of the following parameters:
1) switches $S_1$ and $S_2$: Power MOSFET’s APT5025;
2) diode $D$: APT60D60;
3) external resonant capacitor $C_{res}$: 1000 pF/1.6 kV;
4) clamping capacitor $C_c$: 2.2 μF/200 V;
5) output filter capacitor $C_f$: 100 μF/250 V;
6) resonant inductor $L_r$: 50 μH, core (E-45/15)-Thornton;
7) input filter inductor $L_f$: 600 mH, core (E-55) Thornton.

Experimentally obtained waveforms of the switches current and drain-to-source voltages are shown in Fig. 9. The resonant inductor current and voltage across the resonant capacitor are shown in Fig. 10(a), while the current through the diode $D_b$ and the voltage across that diode are shown in Fig. 10(b). Fig. 11(a) and (b) shows the input and output voltage and current, respectively. These waveforms agree with those predicted theoretically, and as can be noted from the waveforms shown in Fig. 9, the main switches ($S_1$ and $S_2$) present ZVS commutation and its voltages are clamped at a specified value.

The load range with integral soft commutation in $S_1$, obtained experimentally, was from 48.5% to 100% of full load. In Figs. 12 and 13, are shown the main waveforms with 48.5% of full load. As we can see, integral soft commutation is obtained for both switches $S_1$ and $S_2$. For loads less than 48.5% of full load, $S_1$ will start to turn on with some losses, but the level of energy evolved in that commutation will be very low, which will not affect significantly the converter efficiency. Then, as $S_2$ will always switch without losses the converter will operate with high efficiency, even in light load situations.

In Fig. 14(a), the output voltage as a function of output current is shown, for different duty cycles, and in Fig. 14(b), the voltage across clamping capacitor for the same conditions can be noted. The experimental efficiency curve of the converter, is shown in Fig. 15(a), while the duty cycle necessary to keep the output voltage in 400 V, is shown in Fig. 15(b). The converter presented high efficiency (up to 95%) from 17.95% to 100% of full load.

VI. CONCLUSION
This paper presented a new family of ZVS-PWM active-clamping dc-to-dc boost converters. The boost with buck–boost clamping action, boost–buck–boost, converter was analyzed as an example. Theoretical studies and experimental results, allow us to draw the following conclusions.

1) Soft commutation (ZVS) is achieved for the active switches without notable voltage and current stresses.
2) The converters are regulated by the conventional PWM technique at constant frequency.
3) High efficiency was obtained from light load to full load.

The new converters are suitable for power factor correction rectifiers, particularly for 1.6-kW power supplies, where MOSFET’s can be used, without increasing of conduction losses.

REFERENCES