Letters

Three-Phase Multilevel PWM Rectifiers Based on Conventional Bidirectional Converters

Marcelo Lobo Heldwein, *Member, IEEE*, Samir Ahmad Mussa, *Member, IEEE*, and Ivo Barbi, *Senior Member, IEEE*

***Abstract*—Almost two decades of research on unidirectional three-phase multilevel boost-type pulsewidth modulation (PWM) rectifiers have shown the benefits of employing this technology to comply with power quality standards while assuring high efficiency and low volume and weight. However, the unidirectional topologies directly derived from the conventional three-level bidirectional converters, such as the neutral point clamped (NPC), the flying capacitor and the cascaded H-bridge converters have not been properly analyzed. This letter introduces some of the unidirectional topologies that arise from the inspection of the widespread conventional bidirectional converters. Special emphasis is put in the analysis of the NPC-based three-phase/-level PWM rectifier operating as power factor corrector.**

***Index Terms*—AC–DC power conversion, circuit topology, converters, power electronics, pulsewidth modulated power converters.**

I. Introduction

UNIDIRECTIONAL three-phase/-level boost-type pulsewidth modulation (PWM) rectifiers present, as shown in [1]–[4], considerable advantages over two-level rectifiers. They have found application where high-quality input currents, high efficiency, low volume and weight are required and unidirectional converters are to be employed. This is due to the results achieved for the last two decades in, both, industrial and research institutions, where efficiencies close to 98% [3] and [5] and very high-power density [6] and [7] have been reported. Power modules are commercially available [5] and [8] provide the basis for industrial applications, such as in [9] and [10]. Furthermore, extensive work has been carried out regarding modulation and control [11]–[14].

The unidirectional three-phase/-level boost-type PWM rectifiers are able to generate voltages with instantaneous average values that approach pure sinusoidal voltages at one end of the input inductors, from where the input currents flow in phase with the power grid phase voltages. Therefore, high-quality current waveforms can be generated. The three-level operation allows the voltage steps to be lower than those found in two-level topologies, from where lower harmonic contents are observed. Thus, smaller input filters are allowed. In addition, the voltage across the semiconductors is, in theory, limited to half of what is typical in two-level topologies. This feature enables the use of semiconductors with lower voltage ratings, thus, with lower voltage drops for the same current ratings and reduces the switched voltages. With this, both, conduction and switching losses can be reduced. The overall result is that smaller/lighter cooling systems and passive components are employed when compared to two-level systems. However, modulation, control and voltage balancing challenges arise with the three-level topologies and make their design more complex, increasing the efforts in control hardware.

Researchers have generated different topologies that implement three-level operation and several of them have been reported in papers [15]–[20]. Each of these, present some different characteristics, even though the obtainable input and output waveforms are basically the same. Nevertheless, the unidirectional topologies which derive directly from the traditional bidirectional three-level inverters, such as the neutral point clamped (NPC), the flying capacitor and the symmetric cascaded H-bridge have not yet been analyzed in the literature. This letter introduces some of these topologies, while providing a basic analysis of their operation as three-phase power-factor-corrected (PFC) converters, pointing out the main benefits and drawbacks.

II. Unidirectional Multilevel Topologies

This section shows the derivation of unidirectional multilevel PWM rectifiers based on the widespread bidirectional multilevel converters known as the NPC, the flying capacitor (FC) and the symmetric cascaded H-bridge.

A. Unidirectional FC-Based PWM Rectifier

The FC inverter proposed in [21] and [22] is a well-known multilevel PWM topology. One leg of a three-level FC converter is shown in Fig. 1(a), which allows for bidirectional power flow. Fig. 1(b) takes into consideration an unidirectional power flow from a current source connected at a to the output voltage source between p and n and shows that switches $S_{p,A}$ and $S_{A,n}$ are not required for this operation mode. Another equivalent topological variation would be to exclude $S_{A,p}$ and $S_{n,A}$. As shown in Table I, the circuit in Fig. 1(c) suffices for unidirectional operation.

The resulting topology presents the same characteristics as its preceding bidirectional one, except from the fact that the current

Manuscript received November 21, 2008; revised March 17, 2009. Current version published March 26, 2010. Recommended for publication by Associate Editor J. W. Kolar.

The authors are with the Department of Electrical Engineering, Power Electronics Institute, Federal University of Santa Catarina, Florianópolis 88040-970, Brazil (e-mail: heldwein@inep.ufsc.br; samir@inep.ufsc.br; ivobarbi@inep.ufsc.br).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TPEL.2009.2032365



Fig. 1. Derivation of an unidirectional rectifier based on the (a) three-level flying capacitor inverter [21], [22]. (b) Switches $S_{p,A}$ and $S_{A,n}$ are not required for rectifier only operation. (c) Leg of the FC-based PWM rectifier topology.



Fig. 2. Derivation of an unidirectional rectifier based on the (a) five-level cascaded H-bridge inverter [23], [24]. (b) Switches $S_{1p,A}$, $S_{3p,A}$, $S_{1n,A}$, and $S_{3n,A}$ are not required for rectifier only operation. (c) Leg of the cascaded H-bridge-based PWM rectifier topology.

TABLE I
SWITCHING STATES FOR LEG A FOR THE FLYING CAPACITOR-BASED TOPOLOGY [CF., FIG. 1(C)]

i_a	$S_{A,p}$	$S_{n,A}$	$u_{a,MP}$	i_{CF}
>0	—	0	$+U_o/2$	0
	—	1	0	$i_a(>0)$
<0	0	—	$-U_o/2$	0
	1	—	0	$i_a(<0)$

TABLE II
SWITCHING STATES FOR LEG A FOR THE SYMMETRIC CASCADED-BASED TOPOLOGY [CF., FIG. 2(C)]

i_a	$S_{2p,A}$	$S_{4p,A}$	$S_{2n,A}$	$S_{4n,A}$	$u_{a,N}$	$i_{o,1}$	$i_{o,2}$
>0	0	—	0	—	$+U_o$	i_a	i_a
	0	—	1	—	$+U_o/2$	i_a	0
	1	—	0	—	$+U_o/2$	0	i_a
	1	—	1	—	0	0	0
<0	—	0	—	0	$-U_o$	$-i_a$	$-i_a$
	—	0	—	1	$-U_o/2$	$-i_a$	0
	—	1	—	0	$-U_o/2$	0	$-i_a$
	—	1	—	1	0	0	0

through the flying capacitor $i_{\rm FC}$ is only positive for $i_a > 0$ and negative for $i_a < 0$. Therefore, the balancing strategy of such capacitor should consider this fact. A drawback of the three-phase topology is the requirement to balance more than two dc voltages. Conduction losses are expected to be low, since a low number of semiconductors are in series with the paths for the switched currents.

B. Symmetric Cascaded H-Bridge-Based PWM Rectifier

Another widespread multilevel topology is the symmetric cascaded H-bridge inverter [23], [24]. It is also possible to generate a unidirectional version based on a leg of the original topology as seen in Fig. 2 and in Table II, where two of the upper or lower switches can be excluded from each H-bridge cell. This leads to half of the number of turn-off switches when compared to the bidirectional version.

As the original topology, the unidirectional circuit requires isolated dc outputs that must be controlled. The main characteristics remain, so that the frequency at the input can be twice the switching frequency; any number of such cells can be stacked, so that this topology is highly modular, and, low conduction losses are expected.

C. Neutral Point Diode Clamped-Based PWM Rectifier

The neutral point clamped inverter proposed in [25] and [26] is a bidirectional three-level PWM topology, which is widely employed in high power conversion. Fig. 3(a) shows one leg of such inverter. The dc-link is split into two equal voltages $U_o/2$ that limit the voltage across the switches $S_{p,A}$, $S_{A,p}$, $S_{A,n}$, and $S_{n,A}$ through the clamping diodes $D_{MP,A}$ and $D_{A,MP}$. Point a shall be connected to a current source, which is typically an interfacing inductor or an electrical machine. Inverting the drawing direction and considering the power flowing uniquely into the dc-link as shown in Fig. 3(b) causes no current to flow through switches $S_{p,A}$ and $S_{n,A}$, as shown in [27]. Therefore, for unidirectional rectifier operation the NPC topology can be reduced to the circuit shown in Fig. 3(c) [27].

III. PFC OPERATION OF A THREE-PHASE/-LEVEL NPC-BASED PWM RECTIFIER

The operation of the NPC-based rectifier can be understood by examining Fig. 4 and Table III. It can be seen that diodes $D_{A,p}$ and $D_{p,A}$ conduct the input current when it is positive and switch $S_{A,n}$ is switched off. When the current is reversed and switch $S_{A,p}$ is on, the current flows through $S_{A,p}$ and $D_{\rm MP,A}$. The other



Fig. 3. Derivation of an unidirectional rectifier based on the (a) three-level NPC inverter [25]. (b) Switches $S_{p,A}$ and $S_{n,A}$ are not required for rectifier only operation. (c) Leg of the NPC-based PWM rectifier topology.

TABLE III
SWITCHING STATES FOR LEG A FOR THE NPC-BASED TOPOLOGY [CF., FIG. 3(C)] IN DEPENDENCY OF THE INPUT CURRENT DIRECTION

i_a	$S_{A,p}$	$S_{A,n}$	$u_{a,MP}$	i_{MP}
>0	—	0	$+U_o/2$	0
	—	1	0	$i_a(>0)$
<0	0	—	$-U_o/2$	0
	1	—	0	$i_a(<0)$



Fig. 4. Examples of operation stages for the NPC-based PWM rectifier.



Fig. 5. The three-phase/-level NPC-based PWM rectifier.

stages are complementary to these ones. It can also be seen that if MOSFETs are employed, they can be switched on whenever the body diodes conduct in order to reduce the conduction losses in the diodes. For generating the input voltages at the input terminals, this topology presents the same voltage vectors as the topologies (cf., Table III) presented in [15], [18], and [20] as well as the same characteristics regarding the balancing of the output voltages. Thus, all modulation and control schemes that have been proposed for these topologies can be directly employed here, including the balancing of the output voltages through the injection of a zero-sequence component in the current control signals.

TABLE IV
CURRENT STRESSES FOR THE NPC-BASED RECTIFIER [CF., FIG. 3(C)]

Switches	*Average current*	*RMS current*
$S_{J,i}$, $D_{MP,J}$	$I_{pk}\left(\frac{1}{\pi}-\frac{M}{4}\right)$	$I_{pk}\sqrt{\frac{1}{4}-\frac{2M}{3\pi}}$
$D_{J,i}$, $D_{i,J}$	$I_{pk}\frac{M}{4}$	$I_{pk}\sqrt{\frac{2M}{3\pi}}$



Fig. 6. Three-phase/three-level rectifier proposed in [15].

TABLE V
CURRENT STRESSES FOR THE CONVENTIONAL RECTIFIER (CF., FIG. 6)

Switches	*Average current*	*RMS current*
$S_{J,i}$	$I_{pk}\left(\frac{1}{\pi}-\frac{M}{4}\right)$	$I_{pk}\sqrt{\frac{1}{4}-\frac{2M}{3\pi}}$
$D_{J,i}$	$I_{pk}\frac{1}{\pi}$	$I_{pk}\frac{1}{2}$
$D_{i,J}$	$I_{pk}\frac{M}{4}$	$I_{pk}\sqrt{\frac{2M}{3\pi}}$

A. Stresses in the Semiconductors

Considering the circuit in Fig. 5, the switched voltages across all semiconductors are clamped to the voltages $U_o/2$ across the dc-link capacitors $C_{o,p}$ and $C_{o,n}$.

Considering PFC operation and defining the input currents $i_J = I_{pk}\sin(\omega t + \phi_J)$ as ripple-free and the input voltages as $u_J = U_{pk}\sin(\omega t + \phi_J)$, where $J = A, B, C$, and $\phi_A = 0°$, $\phi_B = 120°$, and $\phi_C = 240°$. The modulation index M is defined as $M = 2\,U_{pk}/U_o$. With these simplifications, the average and rms currents are as defined in Table IV.

B. Comparison to a Standard Topology

The current efforts from the NPC-based topology can be directly compared to the ones of a standard topology [15]. Fig. 6 shows the topology under consideration and Table V gives the according current stresses. As the numbers of semiconductors are different, a comparison is performed by computing the total conduction losses from both topologies. The losses in the switches P_S and diodes P_D are given by

$$P_S = R_{ds,\mathrm{ON}}\, I^2_{S,\mathrm{rms}} \tag{1}$$

$$P_D = V_d\, I_{D,\mathrm{avg}} + r_d\, I^2_{D,\mathrm{rms}} \tag{2}$$



Fig. 7. Total conduction losses for the three-phase/three-level rectifier proposed in [15] and for the NPC-based [cf., Fig. 3(c)] with and without synchronous rectification for $M = 0.78$.



Fig. 8. Control simulation model for verifying PFC operation.

where MOSFETs are chosen with $R_{ds,\mathrm{ON}} = 0.11\,\Omega$, fast switching diodes with $V_{d,\mathrm{fast}} = 0.90$ V and $r_{d,\mathrm{fast}} = 120\,\mathrm{m}\Omega$ and slow switching diodes with $V_{d,\mathrm{slow}} = 0.87$ V and $r_{d,\mathrm{slow}} = 29\,\mathrm{m}\Omega$. A modulation index $M \cong 0.78$ is considered. The total conduction losses are computed as shown in Fig. 7, where the conduction losses for the NPC-based converter are computed with and without applying gate-to-source voltages in the switches at the moments that diodes $D_{J,i}$ conduct. This is based on synchronous rectification (SR) schemes and significantly reduces conduction losses. The results obtained in Fig. 7 show that the conversion efficiency can be increased with the SR scheme applied to the NPC-based topology. On the other hand, not employing the SR scheme would lead to lower conduction losses for the standard topology proposed in [15]. Even though the body diode of the MOSFET is typically slower, switching losses are not expected to increase since fast diodes are in series with the MOSFET's body diode during switching intervals.

Considering insulated gate bipolar transistor (IGBT)-based implementations for both converters, would cause the NPC-based topology to employ two extra diodes, whereas MOSFET-based implementations would require the same number of semiconductors. Another difference among the topologies is that diodes $D_{J,i}$ are switched only once per mains cycle in the topology proposed in [15], where these diodes could be changed by thyristors and handle the precharge of the dc-link capacitors.

Regarding external characteristics, such as, control, variables to sense, dc-link voltages balancing, both topologies present the same behavior. However, depending on the switching speed of the semiconductors and on parasitic capacitances, the turn-off switches in the NPC-based topology are, in theory, subject to overvoltages during turn-off. In case this is observed, clamping circuits or avalanche rated devices are required.



Fig. 9. Simulation results for verifying PFC operation. (a) Phase A input current i_A and voltage u_A. (b) Voltage across the input inductor L_A. (c) Output voltages $U_{o,p}$ and $U_{o,n}$ development after a 20% unbalance. (d) Input currents, output voltages and power for a load step from 10 to 5 kW.

C. Closed Loop PFC Operation

In order to verify three-phase PFC operation, the circuits shown in Figs. 5 and 8 have been simulated. The following parameters have been employed: output reference voltage of $U_o = 750$ V, line-to-line mains voltages of 380 V, load step from rated power 10–5 kW at $t = 20$ ms, mains frequency $f_{\mathrm{mains}} = 50$ Hz, switching frequency $f_s = 70$ kHz, input inductors $L_J = 160$ μH, output capacitors $C_{o,p} = 2$ mF+10% and $C_{o,n} = 2$ mF−10%.

Fig. 9 shows simulations results for different operation conditions. Steady-state waveforms for the phase voltage u_A and input current i_A are presented in Fig. 9(a) for 10 kW, from where it is seen that power factor correction is achieved. Fig. 9(b) depicts the voltage across the input inductor L_A for the same conditions. This voltage shows an advantage of the three-level operation, since the voltage steps are reduced when compared to a two-level converter. The voltage balance control loop acts

to adjust the dc output voltages as observed in Fig. 9(c) for an initial unbalance of 20%. The output voltages and input currents are well controlled as shown in Fig. 9(d) for a load step from 10 to 5 kW.

IV. Conclusion

Forgotten topologies directly derived from three conventional bidirectional converters have been presented for unidirectional power flow. The FC and the symmetric H-bridge topologies require a higher control effort, since they require more dc voltages to be stabilized. The unidirectional NPC-based topology operating as PFC rectifier was analyzed in detail. It showed similar characteristics to more widespread three-level topologies and is an interesting alternative as a three-phase PFC rectifier. A synchronous rectification scheme has been proposed in order to lower conduction losses for the NPC-based rectifier.

References

[1] J. W. Kolar and H. Ertl, "Status of the techniques of three-phase rectifier systems with low effects on the mains," in *Proc. IEEE Int. Telecommun. Energy Conf.*, 1999, p. 16.

[2] B. Singh, B. N. Singh, A. Chandra, K. Al Haddad, A. Pandey, and D. P. Kothari, "A review of three-phase improved power quality ac–dc converters," *IEEE Trans. Ind. Electron.*, vol. 51, no. 3, pp. 641–660, Jun. 2004.

[3] G. Gong, M. L. Heldwein, U. Drofenik, J. Minibock, K. Mino, and J. W. Kolar, "Comparative evaluation of three-phase high-power-factor ac–dc converter concepts for application in future more electric aircraft," *IEEE Trans. Ind. Electron.*, vol. 52, no. 3, pp. 727–737, Jun. 2005.

[4] T. Nussbaumer and J. W. Kolar, "Comparison of 3-phase wide output voltage range PWM rectifiers," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 3422–3425, Dec. 2007.

[5] J. Minibock and J. W. Kolar, "Wide input voltage range high power density high efficiency 10 kw three-phase three-level unity power factor pwm rectifier," in *Proc. IEEE Power Electron. Spec. Conf.*, 2002, vol. 4, pp. 1642–1648.

[6] P. Karutz, S. D. Round, M. L. Heldwein, and J. W. Kolar, "Ultra compact three-phase PWM rectifier," in *Proc. IEEE Appl. Power Electron. Conf.*, 2007, pp. 816–822.

[7] S. D. Round, P. Karutz, M. L. Heldwein, and J. W. Kolar, "Towards a 30kw/liter, three-phase unity power factor rectifier," in *Proc. Power Convers. Conf.*, Nagoya, Japan, 2007, pp. 1251–1259.

[8] P. Wiedemuth, S. Bontemps, and J. Minibck, "35 kw active rectifier with integrated power modules," presented at the 2007 Int. PCIM Eur. Conf. [CD-ROM], Nuremberg, Germany.

[9] P. Prestifilippo, R. Seibilia, G. Baggione, and G. Caramazza, "A switched-mode three-phase 200 a/48 v rectifier with input unity power factor," in *Proc. 18th Int. Telecommun. Energy Conf. (INTELEC 1996)*, pp. 543–547.

[10] N. Backman and R. Rojas, "Modern circuit topology enables compact power factor corrected three-phase rectifier module," in *Proc. 24th Annu. Int. Telecommun. Energy Conf. (INTELEC 2002)*, pp. 107–114.

[11] R. Burgos, L. Rixin, P. Yunqing, W. Fei, D. Boroyevich, and J. Pou, "Space vector modulator for vienna-type rectifiers based on the equivalence between two- and three-level converters: A carrier-based implementation," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1888–1898, Jul. 2008.

[12] L. Dalessandro, S. D. Round, U. Drofenik, and J. W. Kolar, "Discontinuous space-vector modulation for three-level pwm rectifiers," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 530–542, Mar. 2008.

[13] A. Bendre and G. Venkataramanan, "Neutral current ripple minimization in a three-level rectifier," *IEEE Trans. Ind. Appl.*, vol. 42, no. 2, pp. 582–590, Mar./Apr. 2006.

[14] L. Fangrui and A. I. Maswood, "A novel variable hysteresis band current control of three-phase three-level unity pf rectifier with constant switching frequency," *IEEE Trans. Power Electron.*, vol. 21, no. 6, pp. 1727–1734, Nov. 2006.

[15] Y. Zhao, Y. Li, and T. A. Lipo, "Force commutated three level boost type rectifier," in *Proc. IEEE Ind. Appl. Soc. Annu. Meeting*, 1993, vol. 2, pp. 771–777.

[16] K. Oguchi and I. Maki, "A multilevel-voltage source rectifier with a three-phase diode bridge circuit as a main power circuit," *IEEE Trans. Ind. Appl.*, vol. 30, no. 2, pp. 413–422, Mar./Apr. 1994.

[17] J. C. Salmon, "3-phase pwm boost rectifier circuit topologies using 2-level and 3-level asymmetrical half-bridges," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 1995, vol. 2, pp. 842–848.

[18] J. W. Kolar and F. C. Zach, "A novel three-phase utility interface minimizing line current harmonics of high-power telecommunications rectifier modules," *IEEE Trans. Ind. Electron.*, vol. 44, no. 4, pp. 456–467, Aug. 1997.

[19] B. R. Lin and T. C. Wei, "Unidirectional three-phase rectifier with high power factor," *Inst. Electr. Eng. Proc. - Electr. Power Appl.*, vol. 151, no. 2, pp. 215–222, 2004.

[20] B. R. Lin and T. Y. Yang, "Three-phase high power factor ac/dc converter," *Inst. Electr. Eng. Proc. Electr. Power Appl.*, vol. 152, no. 3, pp. 485–493, 2005.

[21] T. A. Meynard, H. Foch, P. Thomas, J. Courault, R. Jakob, and M. Nahrstaedt, "Multicell converters: Basic concepts and industry applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 955–964, Oct. 2002.

[22] T. Maruyama and M. Kumano, "New PWM control method for a three level inverter," in *Proc. 1990 Int. Power Electron. Conf.*, IPEC Tokyo, Japan, 1990, p. 870.

[23] M. Marchesoni, M. Mazzucchelli, and S. Tenconi, "A nonconventional power converter for plasma stabilization," *IEEE Trans. Power Electron.*, vol. 5, no. 2, pp. 212–219, Apr. 1990.

[24] J. Lai and F. Peng, "Multilevel converters—A new breed of power converters," *IEEE Trans. Ind. Appl.*, vol. 32, no. 3, pp. 509–517, May/Jun. 1996.

[25] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped pwm inverter," *IEEE Trans. Ind. Appl.*, vol. IA-17, no. 5, pp. 518–523, Sep./Oct. 1981.

[26] R. H. Baker, "Bridge converter circuit," Patent U.S. 4,270,163, 1981.

[27] K. A. Corzine and J. R. Baker, "Reduced-parts-count multilevel rectifiers," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 766–774, Aug. 2002.