New Step-Up/Step-Down DC–AC Converter

Gleyson Luiz Piazza and Ivo Barbi, Fellow, IEEE

Abstract—This paper introduces a new dc–ac converter with the feature that it produces an instantaneous output voltage higher or lower than the input dc voltage without an intermediate power stage or transformers. This feature is provided by using one switching cell including two switches, two diodes, one inductor, and one capacitor on each inverter leg. Validating the theoretical analysis, a prototype was designed, built, and tested for an output rated power of 1 kW, a dc input voltage of 96Vdc, and output voltage of 110 Vrms. Furthermore, the fundamental output frequency was established at 60 Hz and the switching frequency at 20 kHz.

Index Terms—DC–AC converter, switching cell.

I. INTRODUCTION

DC–AC converters are devices developed to convert a continuous input voltage to an alternated output voltage, whose instantaneous value, in several situations, may become higher than the input voltage. There are different approaches to this kind of application, as presented in [1]–[20]. Discussions related to the use of the step-up converter for different purposes can be found in [1]–[8]. According to [1], it is possible to obtain a step-up static gain employing two dc–dc boost converters, connecting the load in a differential form and applying a 180° phase-shift modulation in each converter. Similar analysis can be extended to other dc–dc converters explored in the literature.

The Z-source structure is another alternative for inverters whose topology provides the step-up feature, since it is possible to combine the inductances and capacitances in order to obtain a single impedance between the input and output, as described in [9]–[15]. Additionally, [16]–[20] present an intermediate power stage connected in cascade with the inverter stage, leading to a two-stage structure.

This paper proposes a new topology for voltage inverters, in an application where the instantaneous output voltage can be higher or lower than the input dc voltage. From theoretical and experimental results, some important aspects related to the proposed converter can be highlighted:
1) the converter operates with the step-up/step-down feature;
2) the output inductor and output capacitor designs are not dependent on the duty cycle;
3) the constructive aspects have similarities with the buck inverter.

Manuscript received June 14, 2013; accepted July 26, 2013. Date of current version April 30, 2014. Recommended for publication by Associate Editor J. R. Espinoza.

The authors are with the Department of Electrical Engineering (EEL), Power Electronics Institute (INEP), Federal University of Santa Catarina (UFSC), Florianópolis 5191-88040-970, Brazil (e-mail: gleyson@inep.ufsc.br; ivobarbi@inep.ufsc.br).

Digital Object Identifier 10.1109/TPEL.2013.2277961

II. PROPOSED CONVERTER, OPERATION PRINCIPLE, AND WAVEFORMS

The proposed dc–ac converter output power stage is shown in Fig. 1. This structure is composed of an input voltage source \( V_i \), a high frequency filter formed by \( L_f \) and \( C_f \), a load resistance \( R_0 \), and two switching cells, whose elements are \( S_1, D_1, C_1, S_2, D_2 \), and \( L_1 \) and \( S_3, D_3, C_2, S_4, D_4 \), and \( L_2 \), respectively.

Several modulation strategies can be applied to control the proposed converter, for example, space vector, unipolar, and bipolar modulations; however, in this study, a bipolar modulation scheme is employed. From the representative diagram in Fig. 2, the waveforms indicated in Fig. 3 were obtained.
It is important to emphasize that the system waveforms present a high frequency (from commutation) and a low frequency (from grid) component. In order to standardize the system mathematical and graphical descriptions, the variable time \( t \) will be employed to represent the system from the switching period point of view and the variable angle \( \theta \) will describe the system from the grid period point of view.

In order to gain an understanding of the system operation stages, the switches presented in Fig. 1 will be replaced by their bidirectional models. In order to illustrate the equivalent circuits of the system, two particular cases were chosen: the first refers to system operation with a duty cycle higher than 0.5, as shown in Fig. 4, and the second the system operates with a duty cycle lower than 0.5, as depicted in Fig. 5.

On comparing Figs. 4 and 5, it can be noted that the equivalent circuits for the two cases are similar, thus, for an extended analysis, only the stages represented by Fig. 4 will be considered.

![Fig. 4. Equivalent circuits for duty cycle higher than 0.5: (a) stage related to the interval \((0, d(\theta)T_s)\); (b) stage related to the interval \((d(\theta)T_s, T_s)\).](image)

![Fig. 5. Equivalent circuits for duty cycle lower than 0.5: (a) stage related to the interval \((0, d(\theta)T_s)\); (b) stage related to the interval \((d(\theta)T_s, T_s)\).](image)

Fig. 6 shows the voltage between terminals A and B, the voltage across capacitor \( C_f \), the current across inductor \( L_f \) and the command signals applied to switches \( S_1, S_4, S_2, \) and \( S_3 \). Inductor voltage, current through \( L_1, L_2 \) and input current and the command signals applied to switches \( S_1, S_3 \) are shown in Fig. 7. Capacitor voltage, current through \( C_1, C_2 \) and the command signals applied to switches \( S_1, S_4 \) are shown in Fig. 8.

![Fig. 6. Simulation waveforms: (a) voltage between terminals A and B; (b) voltage across capacitor \( C_f \); (c) current through inductor \( L_f \); (d) command signal applied to switches \( S_1 \) and \( S_3 \); (e) command signal applied to switches \( S_2 \) and \( S_3 \).](image)

III. THEORETICAL ANALYSIS

The functions involved in each operation stage and their respective equations are obtained for a fixed duty cycle considering one switching period and steady-state analysis, since transitory conditions and/or load variations were not considered.

Table I shows the parameters and the mathematical functions for each variable of interest considering all operational stages and a duty cycle \( d(\theta) \) higher than 0.5. These functions are sufficient to evaluate the instantaneous average values for the capacitor voltages and inductor currents.

A. Average Voltage in Capacitor \( C_1 \)

Equation (1) presents the inductor voltage across \( L_1 \) for both operational stages. The expressions are indicated by the
superscript numbers

\[
\langle v_{L1}(t, \theta) \rangle_{T_S} = \frac{1}{T_s} \cdot \{ v_{L1}^{(1)}(t, \theta) \cdot [d(\theta) \cdot T_S] + v_{L1}^{(2)}(t, \theta) \cdot [1 - d(\theta)] \cdot T_s \}. \tag{1}
\]

Substituting the functions of \( v_{L1}(t, \theta) \) shown in Table I into (1), it is possible to write (2), which represents the average voltage applied to the capacitor \( C_1 \)

\[
\langle v_{C1}(\theta) \rangle_{T_S} = V_i \cdot \left[ \frac{d(\theta)}{1 - d(\theta)} \right]. \tag{2}
\]

The duty cycle is given by (3), where \( M \) represents the modulation index

\[
d(\theta) = \frac{1}{2} \left[ 1 + M \sin(\theta) \right]. \tag{3}
\]

B. Average Voltage Across Capacitor \( C_2 \)

In (4) the voltage across inductor \( L_2 \), for the related operational stages, is represented

\[
\langle v_{L2}(t, \theta) \rangle_{T_S} = \frac{1}{T_s} \cdot \{ v_{L2}^{(1)}(t, \theta) \cdot [d(\theta) \cdot T_S] + v_{L2}^{(2)}(t, \theta) \cdot [1 - d(\theta)] \cdot T_s \}. \tag{4}
\]

Substituting the functions related to the voltage across inductor \( L_2 \), detailed in Table I, in (4), it is possible to find (5), which represents the average voltage across capacitor \( C_2 \)

\[
\langle v_{C2}(\theta) \rangle_{T_S} = V_i \cdot \left[ \frac{1 - d(\theta)}{d(\theta)} \right]. \tag{5}
\]

Fig. 9 shows the average voltage across capacitors \( C_1 \) and \( C_2 \) normalized with respect to the input voltage.

C. Average Current Through Inductor \( L_1 \)

Based on the instantaneous average values, the current \( i_{C1}(t, \theta) \) is presented as follows:

\[
\langle i_{C1}(t, \theta) \rangle_{T_s} = \frac{1}{T_s} \cdot \{ i_{C1}^{(1)}(t, \theta) \cdot [d(\theta) \cdot T_s] + i_{C1}^{(2)}(t, \theta) \cdot [1 - d(\theta)] \cdot T_s \}. \tag{6}
\]
On applying the operational stage functions, given in Table I, it is possible to obtain (7), which represents the average current through inductor \( L_1 \)

\[
\langle i_{L1}(\theta) \rangle_{Ts} = \langle i_0(\theta) \rangle_{Ts} \cdot \left( \frac{d(\theta)}{1 - d(\theta)} \right).
\]  (7)

**D. Average Current Through Inductor \( L_2 \)**

A similar procedure applied to obtain the average current through \( L_1 \) is performed for \( L_2 \). In (8) the current \( i_{C2}(t, \theta) \) is shown, considering one switching period. Substituting the functions presented in Table I in (8), (9) is obtained. This expression represents the average current through inductor \( L_2 \)

\[
\langle i_{C2}(t, \theta) \rangle_{Ts} = 0 = \frac{1}{Ts} \cdot \left\{ (i_{C2}^{(1)}(t, \theta) \cdot [d(\theta) \cdot Ts] + i_{C2}^{(2)}(t, \theta) \cdot [1 - d(\theta)] \cdot Ts \right\} \]  (8)

\[
\langle i_{L2}(\theta) \rangle_{Ts} = -\langle i_0(\theta) \rangle_{Ts} \cdot \left( \frac{1 - d(\theta)}{d(\theta)} \right) \]  (9)

Fig. 10 shows the average currents through inductors \( L_1 \) and \( L_2 \) normalized with respect to the average output current.

**E. Static Gain, Current Ripple and Voltage Ripple**

The static gain is determined by the relation between the average voltage \( \langle v_{AB}(\theta) \rangle_{Ts} \) and the input voltage \( V_i \). In (10), the equation for \( v_{AB}(t, \theta) \) is given for one switching period

\[
\langle v_{AB}(t, \theta) \rangle_{Ts} = \frac{1}{Ts} \cdot \left\{ v_{AB}^{(1)}(t, \theta) \cdot [d(\theta) \cdot Ts] + v_{AB}^{(2)}(t, \theta) \cdot [1 - d(\theta)] \cdot Ts \right\} \]  (10)

The functions that represent \( v_{AB}(t, \theta) \) in the related operational stages are indicated in Table I. Substituting these functions into (10), we obtain (11), which represents the static gain of the converter herein. In Fig. 11, the curve for the static gain in function of the duty cycle is shown

\[
\frac{\langle v_{AB}(\theta) \rangle_{Ts}}{V_i} = \langle q(\theta) \rangle_{Ts} = \left( \frac{2 \cdot d(\theta) - 1}{d(\theta) \cdot (1 - d(\theta))} \right). \quad (11)
\]

The ripple currents and voltages are presented in Table II.

**F. Considerations Regarding the New Converter Operation**

Due to the nonlinear characteristic inherent to the static gain of the new inverter, it can be concluded that as the duty cycle increases the static gain increases substantially, as highlighted in the static gain curve presented in Fig. 11. Thus, the application of an increase in the cyclic ratio imposes a large increase in the gain, leading to a distortion in the output voltage of the converter.

As a solution for this particularity, the desired voltage gain is used as the reference signal, which is applied at the input of the mathematical block, denominated by \( F(\theta) \). The signal obtained at this function output is the operating duty cycle, and it enables the linearization of the relation between the desired static gain and that obtained at the converter output.

The following equations show the steps applied to obtain the mathematical block that allows the representation of a sinusoidal output voltage with low distortion, independently of the desired voltage gain. The static gain of the new inverter topology is defined as follows:

\[
d(\theta) = \frac{(\langle q(\theta) \rangle_{Ts} - 2)}{2 \cdot \langle q(\theta) \rangle_{Ts}} \pm \sqrt{\frac{4 + \langle q(\theta) \rangle_{Ts}^2}{2 \cdot \langle q(\theta) \rangle_{Ts}}}. \quad (12)
\]
Manipulating (12) the duty cycle, as a function of the static gain, is presented as follows:

\[ F(\phi) = \frac{\langle q(\phi) \rangle_{T_s} - 2}{2 \cdot \langle q(\phi) \rangle_{T_s}} + \frac{4 \cdot \langle q(\phi) \rangle_{T_s}^2}{2 \cdot \langle q(\phi) \rangle_{T_s}}. \]  

(13)

In order to demonstrate the efficacy of the linearization function, the simulation results for the converter output voltage without and with \( F(\phi) \) are presented in Fig. 12, for a static gain of four. It was verified that the use of the linearization function is sufficient to establish a linear relation between the real and the reference static gain, as shown in Fig. 12.

IV. TRANSFER FUNCTION AND CONTROL

The converter transfer function is found employing the average small signals linearization, through which the relationship between the output voltage and duty cycle is obtained, according to (14), where the numerator and denominator coefficients are presented in (15) and (16), respectively

\[
\frac{\hat{v}_{\text{planta}}(s, \theta)}{\hat{d}(s, \theta)} = \frac{n_{\text{planta}}(s, \theta)}{d_{\text{planta}}(s, \theta)}
\]

(14)

\[
n_{\text{planta}}(s, \theta) = b_4(\theta) \cdot s^4 + b_3(\theta) \cdot s^3 \\
+ b_2(\theta) \cdot s^2 + b_1(\theta) \cdot s + b_0(\theta)
\]

(15)

\[
d_{\text{planta}}(s, \theta) = a_6(\theta) \cdot s^6 + a_5(\theta) \cdot s^5 + a_4(\theta) \cdot s^4 + a_3(\theta) \\
\cdot s^3 + a_2(\theta) \cdot s^2 + a_1(\theta) \cdot s + a_0(\theta).
\]

(16)

In order to simplify the analysis, (17) and (18), shown at the bottom of the next page, summarize the numerator and denominator coefficients discarding the parasitic resistances of inductors and capacitors. In the mathematical analysis, the inductances \( L_1 \) and \( L_2 \) are defined by \( L_C \), while capacitances \( C_1 \) and \( C_2 \) are given by \( C_C \).

Only the output voltage control is achieved by the use of a simple controller. The compensator transfer function is described by (19), where \( K_C \) and \( w_p \) are the compensator gain and pole frequency, respectively

\[ C(s) = \frac{K_C}{s \cdot (s + w_p)}. \]  

(19)

V. EXPERIMENTAL RESULTS

In order to validate the theoretical analysis, a prototype was implemented with the following features: output rated power of 1 kW, dc input voltage of 96 V_{dc}, output voltage of 110 V_{rms}, fundamental output frequency of 60 Hz and switching frequency of 20 kHz. The maximum gain from input voltage to output voltage is 1.61.

In the power stage, four IGBTs model SK45GB063 from Semikron were used. The inductance and capacitance values implemented were \( L_1 = L_2 = 255 \mu H \), \( C_1 = C_2 = 1 \mu F \), \( L_f = 1.5 \) mH, \( C_f = 5 \mu F \), and \( R_0 = 12 \Omega \).

Inductors \( L_1 \) and \( L_2 \) were constructed with cores model NEE-65/33/26 employing the material IP12R from Thornton, with 56 turns and 11 AWG 21 conductors associated in parallel. The output inductor was designed with one core model NEE 76/50/76 from Thornton using 45 turns and 23 AWG 23 conductors associated in parallel.

In order to obtain the switching cell capacitance, a combination of series and parallel capacitors was implemented, resulting in six capacitors of 680 nF model B32656 S from Epcos. The output capacitance was obtained by the association of 5 capacitors of 1000 nF model B32653 from Epcos in parallel. For the generation of switching signals, a pulsedwidth modulation (PWM) was implemented in a PIC model 18F2331 from Microchip. Two drivers model SKHI 20opA from Semikron were employed for the IGBTs command.

In the compensator designing criteria the parameters shown in (19), gain and pole frequency, were adjusted to 1005 and 1960 rad/s, respectively. The block diagram for the proposed control strategy is presented in Fig. 13.

Fig. 14 shows the module, phase and roots locus of converter for the compensated system.

Fig. 15 shows the main waveforms obtained experimentally. The experimental waveforms presented in Fig. 15 are in agreement with the expected results. In Fig. 15(a), the output and input voltage are shown for the converter operating as step-up converter. Fig. 15(d) shows the converter response with closed-loop voltage control, when submitted to a load step change from 0% to 100%.

![Fig. 13. Block diagram of converter.](image-url)
and an inductance of $25 \text{ mH}$ inductor, and 3 mF capacitor were employed. The load and capacitor were implemented in parallel to rectifier bridge. The experimental processed power was established as 470 W.

\[
\begin{align*}
    b_0(\theta) &= \frac{d(\theta) \cdot R_0 \cdot V_i \cdot (2 \cdot d^2(\theta) - 2 \cdot d(\theta) + 1)}{(d(\theta) - 1)} \\
    b_1(\theta) &= -\frac{i_0(\theta) \cdot L_C \cdot R_0 \cdot (4 \cdot d^2(\theta) - 6 \cdot d^2(\theta) + 4 \cdot d(\theta) - 1)}{(d(\theta) - 1)^2} \\
    b_2(\theta) &= \frac{R_0 \cdot V_i \cdot C_C \cdot L_C \cdot (d^2(\theta) - d(\theta) + 1)}{(d(\theta) - 1)^2} \\
    b_3(\theta) &= -\frac{i_0(\theta) \cdot R_0 \cdot C_C \cdot L_C^2 \cdot (2 \cdot d(\theta) - 1)}{(d(\theta) - 1)^2} \\
    b_4(\theta) &= \frac{V_i \cdot R_0 \cdot (L_C \cdot C_C)^2}{(d^2(\theta) - 2 \cdot d(\theta) + 1)} \\
    a_0(\theta) &= -d(\theta)^3 \cdot R_0 \cdot (d(\theta) - 1) \\
    a_1(\theta) &= d(\theta)^2 \cdot (2 \cdot L_C + L_f) - L_C - d(\theta)^4 \cdot (2 \cdot L_C + L_f) - \frac{L_C}{(d(\theta) - 1)} - 4 \cdot d(\theta)^2 \cdot L_C \\
    a_2(\theta) &= d(\theta)^3 \cdot (2 \cdot L_C \cdot R_0 \cdot C_f + L_f \cdot C_f \cdot R_0) - d(\theta)^2 \cdot (2 \cdot C_C \cdot L_C \cdot R_0 + 4 \cdot C_f \cdot R_0 \cdot L_C) - \cdots \\
    &\quad - \frac{C_C \cdot L_C \cdot R_0 + C_f \cdot L_C \cdot R_0}{d(\theta) - 1} - d(\theta)^4 \cdot (2 \cdot L_C \cdot R_0 \cdot C_f + L_f \cdot C_f \cdot R_0) - R_0 \cdot L_C \cdot C_C \cdot R_0 \cdot L_C \cdot C_f \\
    a_3(\theta) &= \frac{-d(\theta) \cdot L_C \cdot C_C \cdot (L_C + L_f) \cdot (2 \cdot d(\theta)^2 - 2 \cdot d(\theta) + 1)}{D(\theta) - 1} \\
    a_4(\theta) &= \frac{-d(\theta) \cdot R_0 \cdot L_C \cdot C_C \cdot (L_C \cdot C_C + L_C \cdot C_f + L_f \cdot C_f + \cdots)}{(d(\theta) - 1) \cdot (\cdots + 2 \cdot d(\theta)^2 \cdot L_C \cdot C_f + 2 \cdot d(\theta)^2 \cdot L_f \cdot C_f - \cdots)} \\
    a_5(\theta) &= \frac{-d(\theta) \cdot L_f \cdot (L_C \cdot C_C)^2}{d(\theta) - 1} \\
    a_6(\theta) &= \frac{-d(\theta) \cdot R_0 \cdot L_f \cdot C_f \cdot (L_C \cdot C_C)^2}{(d(\theta) - 1)}
\end{align*}
\]
Fig. 15. Experimental waveforms: (a) input voltage $V_i$ (50 V/div), output voltage $v_0(t)$ (50 V/div–10 ms/div) and output current $i_0(t)$ (10 A/div–10 ms/div); (b) voltage across inductor $L_1 v_{L1}(t)$ (500 V/div–10 ms/div), current across inductor $L_1 i_{L1}(t)$ (20 A/div–10 ms/div), voltage across inductor $L_2 v_{L2}(t)$ (500 V/div–10 ms/div) and current across inductor $L_2 i_{L2}(t)$ (20 A/div–10 ms/div); (c) voltage across capacitor $C_1 v_{C1}(t)$ (500 V/div–10 ms/div), voltage across capacitor $C_2 v_{C2}(t)$ (200 V/div–10 ms/div), current across capacitor $C_1 i_{C1}(t)$ (50 A/div–10 ms/div), current across capacitor $C_2 i_{C2}(t)$ (20 A/div–10 ms/div); (f) output voltage (200 V/div), output current (20 A/div) and control signal (5 V/div) considering a load step from 0 to 100%.

Fig. 16. Experimental waveforms (a) voltage across capacitor $C_f v_{f0}(t)$ (100 V/div), current across inductor $L_f i_{Lf}(t)$ (10 A/div), load $RL$ current $i_{L0}(t)$ (10 A/div), (b) voltage across capacitor $C_f v_{f0}(t)$ (100 V/div), nonlinear inductor load current $i_{L0}(t)$ (5 A/div), and load voltage $v_{R0}(t)$ (50 V/div).

The waveforms for the voltage and current across switch $S_1$, presented in detail during commutation, are shown in Fig. 17. The switches commutation of the new proposed converter is dissipative as highlighted in Fig. 17(c) and (d).

Fig. 18 shows the measured efficiency against the output power for the new proposed dc–ac converter. It can be observed that the maximum efficiency is 89.375%, obtained for a power of 600 W.
VI. CONCLUSION

This paper presented a new topology for dc–ac converters whose main feature is its capacity to provide an instantaneous output voltage higher or lower than the input voltage without an intermediate power stage or transformer. Based on theoretical analysis and experimental results the following conclusions can be drawn:

1) the experimentally evaluated performance was in agreement with the theoretical analysis;
2) the maximum efficiency (for a power of 600 W) measured in the laboratory was 89%;
3) the effectiveness of the linearization function for the system operating in open loop was verified in the laboratory;
4) the closed-loop converter operation was verified for resistive, resistive-inductive, and nonlinear loads.

REFERENCES


Gleyson Luiz Piazza was born in São Lourenço do Oeste, Brazil, in 1981. He received the B.Sc. degree in electrical engineering from the Santa Catarina State University (UDESC), Joinville, Brazil, in 2005, and the M.Sc. and Ph.D. degrees in electrical engineering from the Federal University of Santa Catarina (UFSC), Florianópolis, Brazil, in 2008 and 2013, respectively.

His current research interests include dc–ac power converters, dc–dc power converters, and power factor correction.

Ivo Barbi (M’78–SM’90–F’11) was born in Gaspar, Brazil, in 1949. He received the B.S. and M.S. degrees in electrical engineering from the Federal University of Santa Catarina, Florianópolis, Brazil, in 1973 and 1976, respectively, and the Dr.Ing. degree from the Institut National Polytechnique de Toulouse, Toulouse, France, in 1979.

He founded the Brazilian Power Electronics Society and the Power Electronics Institute of the Federal University of Santa Catarina, where he is currently a Professor.