Input-series and output-series connected modular single-switch flyback converter operating in the discontinuous conduction mode

Mauro André Pagliosa¹, Rafael Gomes Faust², Telles Brunelli Lazzarin³, Ivo Barbi⁴

¹Federal Institute of Education, Science and Technology Catarinense, Luzerna, SC, Brazil
²Federal Institute of Education, Science and Technology of Santa Catarina, Criciúma, SC, Brazil
³Department of Electrical and Electronics Engineering, Federal University of Santa Catarina, Florianópolis, SC, Brazil
⁴Department of Automation and Systems, Federal University of Santa Catarina, Florianópolis, SC, Brazil

E-mail: mauro.pagliosa@luzerna.ifc.edu.br

Abstract: This study proposes a modular isolated dc–dc converter, based on the input-series and output-series connection of flyback converters operating in discontinuous conduction mode, as an alternative to provide higher voltage capability for medium-voltage applications (1–10 kV), from low-voltage semiconductors and passive components. The proposed architecture allows the modular system to operate with a simplified control scheme thanks to an intrinsic voltage-balancing mechanism. The voltage-balancing mechanism is investigated by theoretical analysis, both for steady-state and dynamic operations. A small-signal ac modelling of the architecture is developed to design the total output-voltage controller. To experimentally verify the proposed technique, a laboratory prototype system with three single-switch flyback converters, with 3 kW output power, 600 V dc input and output voltages, and 40 kHz of switching frequency was built.

1 Introduction

High-frequency isolated dc–dc converters for low- and medium-voltage applications have been in much demand in the past years, for example, in medium voltage dc transmission [1], distribution [2, 3] systems, and in dc micro-grids [4]. Other applications, as renewable energy systems, auxiliary power supplies, and energy storage systems have also been employing medium static-voltage converters [5, 6].

Even though there is continuous progress in the high-voltage high-power fully controlled semiconductors [7, 8], new strategies are necessary to meet the voltage requirements of the systems, such as (a) series connection of power devices [9, 10], (b) multilevel topologies [11–14], and (c) modular converter [15–27]. Connecting devices in series is the direct way to reach higher nominal voltages; however, it makes fail to achieve high efficiency and high-power density. Although the multilevel converters are able to attempt the high-voltage requirements using low-voltages rating switches, their manufacture is not standardised and each application requires a new design. The modular converters provide standard and scalable design to meet different voltage specifications with reduced voltage across the switches. On the other hand, the equal power-distribution among the converters can be considered as a drawback.

The integration of modular power converters can be classified into four architectures on the basis of their connection forms, namely input-parallel output-parallel, input-parallel output-series, input-series output-parallel, and input-series output-series (ISOS) [21].

For high and medium voltages on both sides of dc–dc conversion, ISOS connection is the most suitable combination of modular power-system architecture [16]. The challenge of modular converters in ISOS connection (Fig. 1) is proper voltage-balancing among the modules. Depending on the topology and operation mode of the converter, the voltage-sharing can be achieved by an intrinsic voltage-balancing mechanism or by additional control loops. In [15], Giri Deshang et al. proposed a three-loop control scheme to achieve equal voltage sharing of two forward converters. An individual output voltage loop-control and an individual inner current loop-control are proposed to the two-transistor forward converter by Deshang et al. [24]. Wu and Guangjiang [26] propose a decentralised voltage sharing control strategy that each module requires a total output voltage loop and an input voltage loop. A duty cycle exchanging control, incorporating an individual output voltage loop and an inner current loop, is implemented by Deshang et al. [23] to achieve input and output voltages sharing for ISOS connected two phase-shifted-full bridge.

The ISOS converter based on the intrinsic voltage-balancing mechanism is more attractive for using the common-duty-ratio and share the same controller [16, 27]. Fernandez et al. [20] and Merwe and Mouton [19] suggest that the stable operation in ISOS systems is provided by the losses. The intrinsic voltage-balancing mechanism is not natural to all the converters, thus it has to be checked for each structure.

This paper aims to present the self-balance of the input and output voltages across the individual modules in discontinuous conduction mode (DCM) operation, without voltage loop-control scheme, as an attribute of the single-switch flyback converter in ISOS connection. This topology is proposed as an alternative to the previous modular converters for lower power applications.

2 Proposed connection and theoretical analysis

2.1 Proposed ISOS connection based on the flyback converters operating in DCM

The circuit of the proposed connection is shown in Fig. 1. A key advantage of ISOS-connected modular flyback converters in DCM is its ability to operate with a common pulse width modulator (PWM), thanks to the natural voltage-balancing mechanism. To clarify the choice of DCM operation as the required condition to
achieve voltage-sharing between the modules, the well-known output characteristics of the flyback converter will be included in this study.

2.2 Static output characteristics

The ideal flyback converter operating in the DCM has three topological stages in a switching period, which are represented by the equivalent circuits presented in Fig. 2(a). The corresponding waveforms are shown in Fig. 2(b).

Considering the magnetising inductance voltage and diode current presented in Fig. 2(b), the expressions

$$V_i \times D = a \times V_o \times t_2$$

(1)

and

$$I_o = I_{\text{Dmed}} = \frac{a \times V_i \times D \times t_2}{2 \times L_m}$$

(2)

are obtained. The duty cycle \((D)\) is defined as

$$D = \frac{t_1}{T_S}$$

(3)

By algebraic manipulation of (1) and (2), the dc voltage ratio of the converter in DCM operation \((G_{\text{DCM}})\) is derived and represented as follows

$$G_{\text{DCM}} = D^2 \times \frac{V_i}{2 \times L_m \times f_s \times I_o}.$$  

(4)

Expression (4) can be rewritten as

$$G_{\text{DCM}} = \frac{D}{I_o}.$$  

(5)

where \(I_o\) is the per-unit current given by the following equation

$$I_o = \frac{2 \times L_m \times f_s \times I_o}{D \times V_i}.$$  

(6)

As it is well known, the dc voltage ratio in continuous conduction mode (CCM) operation \((G_{\text{CCM}})\) is defined as

$$G_{\text{CCM}} = a \times \frac{D}{1 - D}.$$  

(7)

The boundary between DCM and CCM operation is given by the following equation

$$G_{\text{DCM}} = G_{\text{CCM}}$$  

(8)

or

$$D = 1 - \frac{T_o}{I_o}.$$  

(9)

From (5), (7), and (9), the output characteristics of the flyback converter is plotted, as shown in Fig. 3.

A slight difference in the parameters of the converters that compose the module sets different quiescent operation point to each module. In the case of CCM operation, a difference in the quiescent operation points among the modules results in different current ratios to each module. Different input- and output-current ratios yield an unbalanced voltage at input and output port of each module that results in an unstable operation.

On the other hand, the drop-voltage characteristic (loss-free resistor behaviour) from the DCM operation curves in Fig. 3 makes each module equalise the quiescent operation point according to the load current, even under slight differences in the parameters, prompting the system to equilibrium.
2.3 Input-voltage analysis in DCM operation

The input-voltage balance in ISOS connection of the flyback converters in DCM operation is analysed by the simplified circuit shown in Fig. 1.

An unbalancing input voltage between two adjacent modules causes the circulation of unequal input currents in these modules designated by

\[ i_{x1} = i_1 - i_2 \]
\[ i_{x2} = i_2 - i_3 \]
\[ \vdots \]
\[ i_{x(n-1)} = i_{(n-1)} - i_n \]

(10)

To simplify the analysis, the following parameters are considered to be identical

\[ L_{m1} = L_{m2} = \cdots = L_{m(n)} = L_m \]
\[ C_{i1} = C_{i2} = \cdots = C_{in} = C_i \]
\[ D_1 = D_2 = \cdots = D_n = D \]

(11)

The average values of the input current on each module can be derived from the waveform of current \( i_i \) shown in Fig. 2b, and are given as

\[ i_1 = \frac{V_i \times D^2}{2 \times L_m \times f_s} \]
\[ i_2 = \frac{V_i \times D^2}{2 \times L_m \times f_s} \]
\[ \vdots \]
\[ i_n = \frac{V_i \times D^2}{2 \times L_m \times f_s} \]

(12)

Substituting (12) in (10) yields

\[ i_{x(n-1)} = \left( V_i(n-1) - V_i(n) \right) \times \frac{D^2}{2 \times L_m \times f_s} \]

(13)

A disturbance in the input voltage (\( \Delta V_i \)) is introduced with the aim of analysing the natural voltage-balance mechanism. The input voltage...
on each module is represented by the following equation

\[ V_{in} = \frac{V_i}{n} + k_n \cdot \Delta V_i \]

\[ V_{i1} = \frac{V_i}{n} + k_1 \cdot \Delta V_i \]

\[ V_{i2} = \frac{V_i}{n} + k_2 \cdot \Delta V_i \]

\[ \vdots \]

\[ V_{in} = \frac{V_i}{n} + k_n \cdot \Delta V_i \]  \hspace{1cm} (14)

The constants \( k_n \) in (14) define the initial fraction of voltage disturbance that appears on each input-voltage module from the total positive disturbance \( \Delta V_i \) (due to the \( \Delta V_i \) on each module is represented by the following equation

\[ V_{in} = \frac{V_i}{n} + k_n \cdot \Delta V_i \]

The constants \( k_n \) in (14) define the initial fraction of voltage disturbance that appears on each input-voltage module from the total positive disturbance \( \Delta V_i \). To meet Kirchhoff’s voltage law, the sum of disturbance voltages on the input of each module is equal to zero. Hence

\[ V_{i1} + V_{i2} + \ldots + V_{in} = 0 \]  \hspace{1cm} (15)

and

\[ (k_1 + k_2 + \ldots + k_n) \times \Delta V_i = 0. \]  \hspace{1cm} (16)

Replacing (14) in (13) gives

\[ i_{d(n-1)} = \left( k_{n-1} - k_n \right) \times \Delta V_i = 0. \]  \hspace{1cm} (17)

The current \( i_{d(n-1)} \) is shared between the capacitors upstream and downstream, as presented by the following equation

\[ i_{d(n-1)} = i_{d(n-1)} - i_{d(n)} \]  \hspace{1cm} (18)

The currents through the capacitors of the last two modules are given by the following equation, respectively:

\[ i_{d(n-1)} = C_i \frac{dV_{i(n-1)}}{dt} \]

\[ i_{d(n)} = C_i \frac{dV_{i(n)}}{dt} \]  \hspace{1cm} (19)

Replacing (14) in (19) results in

\[ i_{d(n-1)} = k_{n-1} \times C_i \frac{dV_i}{dr} \]

\[ i_{d(n)} = k_n \times C_i \frac{dV_i}{dr} \]  \hspace{1cm} (20)

Replacing (17) and (20) in (18) gives

\[ \frac{dV_i}{dr} = -\frac{\Delta V_i \times D^2}{2 \times L_m \times f_s \times C_i} \]  \hspace{1cm} (21)

Applying the Laplace transform in (21) yields

\[ s \times \Delta V_i(s) = \Delta V_i(0) = -\frac{D^2}{2 \times L_m \times f_s \times C_i} \times \Delta V_i(s) \]  \hspace{1cm} (22)

or

\[ \Delta V_i(s) = \frac{\Delta V_i(0)}{s + K} \]  \hspace{1cm} (23)

where the constant \( K \) is given by the following equation

\[ K = \frac{D^2}{2 \times L_m \times f_s \times C_i} \]  \hspace{1cm} (24)

Applying the final value theorem in (23) as presented by the following equation

\[ \Delta V_i(\infty) = \lim_{s \to 0} s \times \Delta V_i(s) = \lim_{s \to 0} s \times \Delta V_i(0) \times \frac{1}{s + K} = 0 \]  \hspace{1cm} (25)

makes it clear that disturbances go to zero, prompting the system to equilibrium.

The time evolution of the input voltage on each module is obtained by applying inverse Laplace transform in (23) and replacing the result in (14). The results obtained are written as

\[ V_{i1} = \frac{V_i}{n} + k_1 \times \Delta V_i(0) \times e^{-k_1 \times t} \]

\[ V_{i2} = \frac{V_i}{n} + k_2 \times \Delta V_i(0) \times e^{-k_2 \times t} \]

\[ \vdots \]

\[ V_{in} = \frac{V_i}{n} + k_n \times \Delta V_i(0) \times e^{-k_n \times t} \]  \hspace{1cm} (26)

To verify the theoretical analysis, three modules of flyback converters in ISOS connection operating in the DCM were simulated. The voltage disturbance parameters are presented in Table 1. Other parameters are listed in Table 3.

The simulation results are illustrated in Fig. 4 and shown that there is a natural voltage-balancing in the input voltages, as proposed in (26). From (26) it is defined the constant time as

\[ \tau = \frac{1}{K} \]  \hspace{1cm} (27)

or

\[ \tau = \frac{2 \times L_m \times f_s \times C_i}{D^2} \]  \hspace{1cm} (28)

The time constant provides an insight into how strong is the voltage-balancing mechanism. It is observed in (28) that the parameters are concerning the drop-voltage behaviour obtained from (4).

### 2.4 Input-voltage analysis in CCM operation

To demonstrate that the intrinsic self-balancing mechanism is not achieved in CCM operation, an analysis of the input-voltage sharing is presented.

The idealised output characteristics behaviour of the flyback converter operating in the CCM is not affected by the load conditions as observed in Fig. 4 (losses are not involved). The operation point is established by the duty cycle \( D \) and the transformer turns ratio parameters \( a \). In the case of the converters in ISOS connection, a slight difference in these parameter sets may be observed. The output power of each converter is equal, but the operation points may be different. However, the voltages among the converters become unbalanced and the operation unstable.

The input-voltage analysis of two flyback converters in ISOS connection (Fig. 5) operating in the CCM is presented as follows:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \Delta V_i(0) )</td>
<td>total input voltage disturbance</td>
</tr>
<tr>
<td>( k_1 )</td>
<td>weighting of disturbance in input voltage of module 1</td>
</tr>
<tr>
<td>( k_2 )</td>
<td>weighting of disturbance in input voltage of module 2</td>
</tr>
<tr>
<td>( k_3 )</td>
<td>weighting of disturbance in input voltage of module 3</td>
</tr>
</tbody>
</table>
Assuming that
\[ a_1 = a_2 \]
and
\[ D_1 = D_2 \]
equation (7) can be rewritten as
\[
G_{\text{CCM1}} = a_1 \times \frac{D_1}{1 - D} \\
G_{\text{CCM2}} = a_2 \times \frac{D_2}{1 - D}
\] (30)
and resulting in
\[
G_{\text{CCM1}} \neq G_{\text{CCM2}}. \tag{31}
\]

The different operation points set unequal input average current to each module, as demonstrated in (32) and (33). The same output current \( i_o \) has been considered in both modules
\[
G_{\text{CCM1}} = \frac{i_1}{i_o} \tag{32}
\]
\[
G_{\text{CCM2}} = \frac{i_2}{i_o} \tag{33}
\]
Replacing (30) in (32) yields
\[
i_1 = a_1 \times \frac{D_1 \times i_o}{1 - D} \tag{34}
\]
\[
i_2 = a_2 \times \frac{D_2 \times i_o}{1 - D}
\]
The inequality value of \( i_1 \) and \( i_2 \) is given by the following equation
\[
i_i = i_1 - i_2 \tag{35}
\]
The equations to the input-voltage capacitors are expressed as

\[ v_{i1}(t) = v_{i1}(o^+) - \frac{i_o}{2 \times C_{i1}} \times t \]
\[ v_{i2}(t) = v_{i2}(o^+) + \frac{i_o}{2 \times C_{i2}} \times t \]

(38)

Finally, the input-voltage behaviour of each module is found by substituting (36) in (38)

\[ v_{i1}(t) = v_{i1}(o^+) - \left( \frac{a_1 \times D_1}{1 - D_1} - \frac{a_2 \times D_2}{1 - D_2} \right) \times \frac{i_o}{2 \times C_{i1}} \times t \]
\[ v_{i2}(t) = v_{i2}(o^+) + \left( \frac{a_1 \times D_1}{1 - D_1} - \frac{a_2 \times D_2}{1 - D_2} \right) \times \frac{i_o}{2 \times C_{i2}} \times t \]

(39)

Considering that \( v_{c1}(t) \) and \( v_{c2}(t) \) are clamped by the total input voltage, it can be concluded that with a slight difference in the transformer turns ratio or duty cycle, it makes the input voltage of one module increase to total input voltage and the input voltage of another module decrease to zero voltage, which results in an unstable operation.

The circuit of Fig. 5 (two modules in series connection) was simulated under a slight difference in the transformer turns ratio. The parameters to simulation are presented in Table 2. The results shown in Fig. 6 are in accordance with the present analysis and make clear that the voltage self-balance mechanism is not achieved in CCM operation.

2.5 Small-signal ac modelling in DCM operation

The control-to-output voltage transfer function for a single flyback converter operating in the DCM is obtained from the averaged switch modelling approach as presented in [28], and it is given by
the following equation
\[
\hat{v}_{o} \bigg|_{\hat{v}_{i}=0} = \frac{(V_{o}/D)}{1 + s \times (R_{o} \times C_{o}/2)}. \quad (40)
\]

In ISOS connection, the control-to-output voltage transfer function can be derived by similar analysis. The full dc output voltage is defined as the sum of the output voltages of all modules \((\hat{v}_{o1}, \hat{v}_{o2}, \ldots, \hat{v}_{on})\), and thus it is given by the following equation
\[
\frac{\hat{v}_{o}}{d} \bigg|_{\hat{v}_{i}=0} = \frac{\hat{v}_{o1}}{d_{1}} + \frac{\hat{v}_{o2}}{d_{2}} + \cdots + \frac{\hat{v}_{on}}{d_{n}} \bigg|_{\hat{v}_{i}=0}
\]
\[
\frac{\hat{v}_{o}}{d} \bigg|_{\hat{v}_{i}=0} = \frac{(V_{o}/D_{1})}{1 + s(R_{o1} \times C_{o1}/2)} + \frac{(V_{o}/D_{2})}{1 + s(R_{o2} \times C_{o2}/2)} + \cdots + \frac{(V_{o}/D_{n})}{1 + s(R_{on} \times C_{on}/2)}. \quad (41)
\]

Finally, the control-to-output voltage transfer function obtained for DCM operation of flyback converters in ISOS connection is written as
\[
\frac{V_{o}(s)}{D(s)} = \frac{(V_{o}/D)}{1 + s \times (R_{o} \times C_{o}/2 \times n)}. \quad (42)
\]

considering
\[
V_{o1} = V_{o2} = \ldots = V_{on} = V_{o},
R_{o1} = R_{o2} = \ldots = R_{on} = R_{o},
C_{o1} = C_{o2} = \ldots = C_{on} = C_{o},
D_{1} = D_{2} = \ldots = D_{on} = D. \quad (43)
\]
To evaluate the obtained model, the circuit of Fig. 1 and the control-to-output transfer function (42) were simulated, considering a disturbance on the duty cycle and the number of modules equal to three \((n = 3)\).

In Fig. 7, it is seen that the results with model (42) and the original circuit are very close, which validates the theoretical model. The parameters used for simulation are given in Table 3.

### 3 Experimental results

To experimentally evaluate the operation and analysis of the proposed connection, a prototype was designed and implemented regarding the specifications given in Table 3. A regenerative snubber circuit was included in the laboratory prototype to prevent losses. The total output voltage is controlled by a proportional integrative (PI) compensator with a filter whose transfer function is given by the following equation

\[
C(s) = K_c \times \frac{s + z}{s \times (s + \rho)}.
\]

The compensator was designed to meet a crossover frequency of loop gain at 120 Hz and the phase margin in 65°.

Fig. 8a shows the simplified schematic of prototype including the control blocks. A photograph of the implemented prototype is shown in Fig. 8b.

In Fig. 9a, a proper distribution of the input voltages can be observed among the modules. The total input voltage of 600 V was shared among the input voltages of each module (close to 200 V). Similar behavior was obtained in output voltages, as predicted by the theoretical analysis.

Table 4 shows the main measured parameters. Differences in magnetising inductance among the modules do not cancel the self-balance characteristic of the structure; these only provide a slight difference in the voltages and currents, as seen in Table 4.

The dynamic responses for a step load from 100 to 76.5% are represented in Fig. 10a. The output-voltage controller sets the control-to-output transfer function (42) were simulated, considering a disturbance on the duty cycle and the number of modules equal to three \((n = 3)\).

In comparison with other dc–dc converter topology, particularly the full-bridge converter, the modular flyback converter is more suitable for lower power applications, just like the traditional topology (non-modular).

From the theoretical and experimental studies presented in this paper, the following conclusions can be drawn:

(i) Attempts to minimise the voltage stress across the switching devices succeeded;
(ii) Only a single PWM command to the switches is necessary;
(iii) The electrical circuit design of converters is standardised (flyback operating in DCM);
(iv) The total output voltage can be easily controlled by a PI controller;
(v) Efficiency matches with an isolated dc–dc converter;
(vi) It is an alternative to increase the voltage range of flyback converter applications.

All the predicted results have been fully verified with 600 V dc input and 600 V dc output voltages and 3 kW laboratory prototype.

### 5 References